FULLY REUSED VLSI ARCHITECTURE OF FM0/MANCHESTER ENCODING USING SOLS TECHNIQUE FOR DSRC APPLICATIONS

T. RAJINI, PG Scholar in EMBEDDED SYSTEMS & VLSI DESIGN
G. SATYA PRABHA, ASSISTANT PROFESSOR,
SLC’S INSTITUTE OF ENGINEERING AND TECHNOLOGY

ABSTRACT:

An implementation of Manchester coding is being described in this paper. Manchester coding technique is a digital coding technique in which all the bits of the binary data are arranged in a particular sequence. The Intersil HD-15530 is a high performance CMOS device intended to service the requirements of MIL-STD-1553 and similar Manchester II encoded, time division multiplexed serial data protocols. This LSI chip is divided into two sections, an Encoder and a Decoder. These sections operate completely independent of each other, except for the Master Reset functions. This circuit meets many of the requirements of MIL-STD-1553. The Encoder produces the sync pulse and the parity bit as well as the encoding of the data bits. The Decoder recognizes the sync pulse and identifies it as well as decoding the data bits and checking parity. This integrated circuit is fully guaranteed to support the 1MHz data rate of MIL-STD-1553 over both temperature and voltage. It interfaces with CMOS, TTL or N channel support circuitry. The HD-15530 can also be used in many party line digital data communications applications, such as an environmental control system driven from a single twisted pair cable of fiber optic cable throughout the building. The functions of the encoder section of the MED include a microprocessor interface, parallel to serial conversion, frame generation, and NRZ to Manchester encoding. This circuitry can run very fast since it does not require a high-frequency clock. The frame format used is similar to that of a UART. The Manchester decoder limits the maximum frequency of operation of the MED, since it uses a high-frequency clock. The receiver circuitry is more complex, since clock recovery and center sampling is done. Additional receiver functions are frame detection, decoding of Manchester to NRZ, serial to parallel conversion, and a microprocessor interface.

Keywords: Manchester coding, Encoder, Decoder, NRZ, Moore’s law, UART, clock frequency

I. INTRODUCTION

Manchester coding technique is a digital coding technique in which all the bits of the binary data are arranged in a particular sequence. Here a bit ‘1’ is represented by transmitting a high voltage for half duration of the input signal and for the next halftime period an inverted signal will be send. When transmitting ‘0’ in Manchester format, for the first half cycle a low voltage will send, and for the next half cycle a high voltage is send. The advantage of Manchester coding is that, when sending a data having continuous high signals or continuous low signal (e.g.: 11110000), it is difficult to calculate the number of 1 S and Os in the data. Because there is no transition from low to high or high to low for a particular time period (Here it is 4 x T, T is the time duration for a single pulse). The detection is possible only by calculating the time duration of the signal. But when we code this signal in Manchester format there will always be a transition from high to low or low to high for each bit. Thus for a receiver it is easier to detect the data in Manchester format and also the probability for occurrence of an error is very low in Manchester format and it is a universally accepted digital encoding technique.

The dedicated short range communication is a protocol for one or two way medium range communication. The DSRC can be briefly classified into two categories: automobile-to-automobile and automobile-to-roadside. In automobile-to-automobile, the DSRC enables the message sending and broadcasting among automobile. The
automobile-to-roadside focuses on the intelligent transportation service, such as electronic toll collection (ETC). The DSRC architecture having the transceiver. The transceiver having the baseband processing, RF front end and microprocessor. The microprocessor is used to transfer the instruction to the baseband processing and RF front end. The RF front end is used to transmit and receive the wireless signals using the antenna. The baseband processing is responsible for modulation, error correction, encoding and synchronization. The transmitted signal consists of the arbitrary binary sequence, it is very difficult to obtain the dc-balance. The FM0 and Manchester are provide the transmitted signal and then the dc-balance. The (SOLS) similarity oriented logic simplification having the two methods: area compact retiming and balance logic operation sharing. The area compact retiming used to reduce the transistor counts. The balance logic operation sharing is used to combine the FM0 and Manchester encoding.

Fig. 1. System architecture of DSRC transceiver.

The system architecture of DSRC transceiver is shown in Fig. 1. The upper and bottom parts are dedicated for transmission and receiving, respectively. This transceiver is classified into three basic modules: microprocessor, baseband processing, and RF front-end. The microprocessor interprets instructions from media access control to schedule the tasks of baseband processing and RF front-end. The baseband processing is responsible for modulation, error correction, clock synchronization, and encoding. The RF frontend transmits and receives the wireless signal through the antenna.

The DSRC standards have been established by several organizations in different countries. These DSRC standards of America, Europe, and Japan are shown in Table I. The data rate individually targets at 500 kb/s, 4 Mb/s, and 27 Mb/s with carrier frequency of 5.8 and 5.9 GHz. The modulation methods incorporate amplitude shift keying, phase shift keying, and orthogonal frequency division multiplexing. Generally, the waveform of transmitted signal is expected to have zero mean for robustness issue, and this is also referred to as dc-balance.

II. Literature Survey

The transmitted signal consists of arbitrary binary sequence, which is difficult to obtain dc-balance. The purposes of FM0 and Manchester codes can provide the transmitted signal with dc-balance. Both FM0 and Manchester codes are widely adopted in encoding for downlink. The VLSI architectures of FM0 and Manchester encoders are reviewed as follows.

A. Review of VLSI Architectures for FM0 Encoder and Manchester Encoder

The literature [4] proposes a VLSI architecture of Manchester encoder for optical communications. This design adopts the CMOS inverter and the gated inverter as the switch to construct Manchester encoder. It is implemented by 0.35-µm CMOS technology and its operation frequency is 1 GHz. The literature [5] further replaces the architecture of switch in [4] by the nMOS device. It is realized in 90-nm CMOS technology, and the maximum operation frequency is as high as 5 GHz. The literature [6] develops a high-speed VLSI architecture almost fully reused with Manchester and Miller encodings for radio frequency identification (RFID) applications. This design is realized in 0.35-µm CMOS technology and the maximum operation frequency is 200 MHz. The literature [7] also proposes a Manchester encoding architecture for ultrahigh frequency (UHF) RFID tag emulator. This hardware architecture is conducted from the finite state machine (FSM) of Manchester code, and is realized into field-programmable gate array (FPGA) prototyping system. The maximum operation frequency of this design is about 256 MHz. The similar design methodology is further applied to individually construct FM0 and Miller encoders also for UHF RFID Tag emulator [8]. Its maximum operation
frequency is about 192 MHz. Furthermore, [9] combines frequency shift keying (FSK) modulation and demodulation with Manchester codec in hardware realization.

III. CODING PRINCIPLES OF FM0 CODE AND MANCHESTER CODE

In the following discussion, the clock signal and the input data are abbreviated as CLK, and X, respectively. With the above parameters, the coding principles of FM0 and Manchester codes are discussed as follows.

A. FM0 Encoding

As shown in Fig. 2, for each X, the FM0 code consists of two parts: one for former-half cycle of CLK, A, and the other one for later-half cycle of CLK, B. The coding principle of FM0 is listed as the following three rules.

1) If X is the logic-0, the FM0 code must exhibit a transition between A and B.
2) If X is the logic-1, no transition is allowed between A and B.
3) The transition is allocated among each FM0 code no matter what the X is.

A FM0 coding example is shown in Fig. 3. At cycle 1, the X is logic-0; therefore, a transition occurs on its FM0 code, according to rule 1. For simplicity, this transition is initially set from logic-0 to -1. According to rule 3, a transition is allocated among each FM0 code, and thereby the logic-1 is changed to logic-0 in the beginning of cycle 2. Then, according to rule 2, this logic-level is hold without any transition in entire cycle 2 for the X of logic-1. Thus, the FM0 code of each cycle can be derived with these three rules mentioned earlier.

Hardware Architecture Of Fm0/Manchester Code:

This is the hardware architecture of the fm0/Manchester code. the top part is denoted the fm0 code and then the bottom part is denoted as the Manchester code. in fm0 code the DFFA and DFFB are used to store the state code of the fm0 code and also mux_1 and not gate is used in the fm0 code. When the mode=0 is for the fm0 code. The Manchester code is developed only using the XOR gate and when the mode=1 is
for the Manchester code, the hardware utilization rate is defined as the following

\[ HUR = \frac{\text{Active components}}{\text{total components}} \times 100 \]

Hardware architecture

The active components means the components are work in the both fm0 and Manchester code. The total components means the number of the components are present in the hole circuit. the HUR rate is given below the following section

<table>
<thead>
<tr>
<th>Coding</th>
<th>Active components(transistor count)/total components (transistor count)</th>
<th>HUR</th>
</tr>
</thead>
<tbody>
<tr>
<td>FM0</td>
<td>(486)/7(98)</td>
<td>85.71%</td>
</tr>
<tr>
<td>MANCHESTER</td>
<td>2(26)/7(98)</td>
<td>28.57%</td>
</tr>
<tr>
<td>AVERAGE</td>
<td>4(56)/7(98)</td>
<td>57.14%</td>
</tr>
</tbody>
</table>

IV. FMO and Manchester Encoder Using SOLS Technique:

The SOLS technique is classified into two parts area compact retiming and balance logic operation sharing

A. area compact retiming

For fm0 the state code of the each state is stored into DFFA and DFFB. the transition of the state code is only depends on the previous state of B(t-1) instead of the both A(t-1) and B(t-1)

Area compact retiming

FM0 encoding without area compact retiming
The previous state is denoted as the $A(t-1)$ and then the $B(t-1)$. The current state is denoted as the $A(t)$ and then the $B(t)$.

**FM0 encoding with area compact retiming.**

Thus, the FM0 encoding just requires a single 1-bitflip-flop to store the previous value $B(t-1)$. If the DFFA is directly removed, a non-synchronization between $A(t)$ and $B(t)$ causes the logic fault of FM0 code. To avoid this logic-fault, the DFFB is relocated right after the MUX–1, where the DFFB is assumed to be positive-edge triggered flip flop. At each cycle, the FM0 code, comprising $A$ and $B$, is derived from the logic of $A(t)$ and the logic of $B(t)$, respectively. The FM0 code is alternatively switched between $A(t)$ and $B(t)$ through the MUX–1 by the control signal of the CLK. In the $Q$ of DFFB is directly updated from the logic of $B(t)$ with 1-cycle latency. When the CLK is logic-0, the $B(t)$ is passed through MUX–1 to the D of DFFB. Then, the upcoming positive-edge of CLK updates it to the $Q$ of DFFB. The timing diagram for the $Q$ of DFFB is consistent whether the DFFB is relocated or not. The transistor count of the FM0 encoding architecture without area-compact retiming is 72, and that with area-compact retiming is 50. The area-compact retiming technique reduces 22 transistors.

**B. Balance logic operation sharing**

The Manchester encoding is derived using the XOR operation. The equation of the XOR gate is given below.

$$X \oplus \text{CLK} = X \text{CLK} + \neg X \text{CLK}$$

The concept of balance logic-operation sharing is to integrate the $X$ into $A(t)$ and $X$ into $B(t)$. The FM0 and Manchester logics have a common point of the multiplexer like logic with the selection of the CLK. The diagram for the balance logic operation sharing given the following.

The $A(t)$ can be derived from an inverter of $B(t-1)$, and $X$ is obtained by an inverter of $X$. The logic for $A(t)/X$ can share the same inverter, and then a multiplexer is placed before the inverter to switch the operands of $B(t-1)$ and $X$. The Mode indicates either FM0 or Manchester encoding is adopted. The similar concept can be also applied to the logic for $B(t)/X$.

**Balance logic operation sharing**

Nevertheless, this architecture exhibits a drawback that the XOR is only dedicated for FM0 encoding, and is not shared with Manchester encoding. Therefore, the HUR of this architecture is certainly limited. The $X$ can be also interpreted as the $X_0$, and thereby the XOR operation can be shared with Manchester and FM0 encodings, where the multiplexer is responsible to switch the operands of $B(t-1)$ and logic-0. This architecture shares the XOR for both $B(t)$ and $X$, and thereby increases the...
HUR. When the FM0 code is adopted, the CLR is disabled, and the B(t−1) can be derived from DFFB. Hence, the multiplexer can be totally saved, and its function can be completely integrated into the relocated DFF. The logic for A(t)/X includes the MUX−2 and an inverter. Instead, the logic for B(t)/X just incorporates a XOR gate. In the logic for A(t)/X, the computation time of MUX−2 is almost identical to that of XOR in the logic for B(t)/X. However, the logic for A(t)/X further incorporates an inverter in the series of MUX−2. This unbalance computation time between A(t)/X and B(t)/X results in the glitch to MUX−1, possibly causing the logic fault on coding. To alleviate this unbalance computation time, the architecture of the balanced computation time between A(t)/X and B(t)/X is translated into the XNOR with an inverter, and then this inverter is shared with that of the logic for A(t)/X. This shared inverter is relocated backward to the output of MUX−1. Thus, the logic computation time between A(t)/X and B(t)/X is more balanced to each other.

The adoption of FM0 or Manchester code depends on Mode and CLR. In addition, the CLR further has another individual function of a hardware initialization. If the CLR is simply derived by inverting Mode without assigning an individual CLR control signal, this leads to a conflict between the coding mode selection and the hardware initialization. To avoid this conflict, both Mode and CLR are assumed to be separately allocated to this design from a system controller. Whether FM0 or Manchester code is adopted, no logic component of the proposed VLSI architecture is wasted. Every component is active in both FM0 and Manchester encodings. Therefore, the HUR of the proposed VLSI architecture is greatly improved.

V. Simulation Results

FM0 Module:
**VI. CONCLUSION**

The coding-diversity between FM0 and Manchester encodings causes the limitation on hardware utilization of VLSI architecture design. A limitation analysis on hardware utilization of FM0 and Manchester encodings is discussed in detail. In this paper, the fully reused VLSI architecture using SOLS technique for both FM0 and Manchester encodings is proposed. The SOLS technique eliminates the limitation on hardware utilization by two core techniques: area compact retiming and balance logic-operation sharing. The area-compact retiming relocates the hardware resource to reduce the transistors. The balance logic-operation sharing efficiently combines FM0 and Manchester encodings with the identical logic components. This paper is realized in 180nm technology with an outstanding device efficiency. The power consumption is 29392.843nW for Manchester encoding and FM0 encoding.

**REFERENCE**


